CMOS OP-AMP: The Scaling Effect - Effect of Scaling on CMOS Operational Amplifier

de Khan, Umar Faruque
État : Neuf
77,79 €
TVA incluse - Livraison GRATUITE
Khan, Umar Faruque CMOS OP-AMP: The Scaling Effect - Effect of Scaling on CMOS Operational Amplifier
Khan, Umar Faruque - CMOS OP-AMP: The Scaling Effect - Effect of Scaling on CMOS Operational Amplifier

Ce produit vous plaît ? N'hésitez pas à le dire !

77,79 € dont de TVA
Plus que 1 exemplaire(s) disponible(s) Plus que 1 exemplaire(s) disponible(s)
Livraison : entre mardi 5 octobre 2021 et jeudi 7 octobre 2021
Vente et expédition: Dodax

Autres options d'achat

1 offre à 77,88 €

Vendu par Dodax EU

77,88 € dont de TVA
État : Neuf
Livraison gratuite
Livraison : entre mardi 5 octobre 2021 et jeudi 7 octobre 2021
Afficher autres options d'achat

La description

Scaling means systematic reduction of overall dimensions of the MOSFET device as allowed by the available technology while preserving the long channel behavior and scaling laws are used as guides to MOSFET miniaturization. Scaling depends on four parameters - supply voltage, lateral dimensions, vertical dimension and substrate doping concentration. The last two parameters are called process parameters and its scaling are tedious. The book consists only first two parameters and analyze it. The first part contains effect of supply voltage reduction on the parameters of CMOS operational amplifier with different scaling laws. And the second part contains effect of channel length reduction on the parameters of CMOS operational amplifier while keeping the same aspect ratio. From second part we can say that for a given technology and an architecture of CMOS Op-Amp, if the maximum silicon area is the constraints so within this area, what are the best possible specifications of an Op-Amp? And also if the specifications of an Op-Amp are given, what is the area it will consume? The design is implemented in the range of 0.35 m to 3.5 m technology using 3.3V as power supply.

Contributeurs

Écrivain:
Khan, Umar Faruque

Détails du produit

Biographie:
Umar Faruque Khan has obtained his M.Tech degree in VLSI Design at NIRMA University in 2009. Since then he has worked in CEERI Pilani in different projects in the field of Analog Design. He is working as a Physical IC Design Engineer at SmartPlay Technologies. He is the author of several articles published in reputed journals.
Langues:
Anglais
Nombre de pages:
208
Type de média:
Souple
Éditeur:
LAP Lambert Academic Publishing

Données de base

Type d'produit:
Livre de poche
Date de publication:
10 mai 2012
Dimensions du colis:
0.22 x 0.15 x 0.012 m; 0.358 kg
GTIN:
09783659118647
DUIN:
9EELLMSUV61
77,79 €
Nous avons recours aux cookies sur notre site internet afin de rendre votre visite plus agréable et ergonomique. Nous vous invitons ainsi à cliquer sur "Accepter les cookies" ! De plus amples informations sont disponibles dans notreDéclaration de protection des données.